Skip to content

Explore Compare Saved

DevHubBuilt for curious developers. Data from GitHub.

Back to repositories

Public repository / OSCPU

yosys-sta

No description provided.

98Stars

27Forks

2Open issues

4Subscribers

Language distribution

Share of source bytes reported by GitHub

Verilog58%

Tcl39%

Makefile3%

Recent activity

Latest commits on the default branch

build(Makefile): clone icsprout55 during initializationsashimi-yzh · Nov 10, 2025 feat(scripts): remove iNOsashimi-yzh · Nov 7, 2025 docs(yosys.tcl): add commentsashimi-yzh · Nov 3, 2025 refactor(yosys.tcl): remove unsed read_constr command in abc scriptsashimi-yzh · Nov 3, 2025 feat(yosys.tcl): support excluding standard cellssashimi-yzh · Oct 30, 2025 feat(yosys.tcl): better renamingsashimi-yzh · Nov 2, 2025 feat(yosys.tcl): perform more optimizations before fine-grain synthesissashimi-yzh · Oct 30, 2025 feat(yosys.tcl): re-add clockgatesashimi-yzh · Nov 2, 2025 feat(yosys.tcl): write a netlist for simulationsashimi-yzh · Oct 30, 2025 feat(Makefile): change default PDK to icsprout55sashimi-yzh · Nov 2, 2025

Project details

Created Jul 2023 Updated Nov 2025

Contributors

5

sashimi-yzh56 commits

0xharry4 commits

KevlarKanou1 commits

zhuguiyuan1 commits

OldLiu0011 commits