Skip to content

Explore Compare Saved

DevHubBuilt for curious developers. Data from GitHub.

Back to repositories

Public repository / VLSIDA

HighTide

No description provided.

38Stars

17Forks

37Open issues

0Subscribers

Language distribution

Share of source bytes reported by GitHub

Verilog41%

Perl20%

Tcl13%

Starlark13%

Python5%

Shell5%

SystemVerilog3%

Scala1%

Makefile<1%

Recent activity

Latest commits on the default branch

Merge pull request #236 from dhgaddy/gt2n-supportmguthaus · Aug 24, 2026 gt2n: fix NVDLA/floonoc/lfsr issues found in platform-port reviewdhgaddy · Aug 22, 2026 gt2n: port NVDLA (partitions a/c/m/o/p)dhgaddy · Aug 17, 2026 gt2n: port floonocdhgaddy · Aug 17, 2026 gt2n: port minimaxdhgaddy · Aug 17, 2026 gt2n: port sha3dhgaddy · Aug 17, 2026 gt2n: port lfsrdhgaddy · Aug 17, 2026

Project details

Created Jun 2025 Updated Sep 2026 Other

Contributors

8

mguthaus559 commits

bgoldbug70 commits

paolopedroso33 commits

dhgaddy9 commits

ericbreh7 commits

DanielQeli5 commits

sifferman1 commits

gt2n: wire ORFS platform + FakeRAM tooling infrastructuredhgaddy · Aug 17, 2026

Merge pull request #235 from VLSIDA/eyerissmguthaus · Aug 13, 2026

docs(eyeriss): record FakeRAM regeneration re-validation on all 3 platformsmguthaus · Aug 13, 2026