Skip to content
devhub.
ExploreCompareSaved
Sign in
DevHubBuilt for curious developers. Data from GitHub.
Back to developers
VLSIDA's avatar
Developer profile

VLSI Design & Automation Group

@VLSIDA

View on GitHub

About VLSI Design & Automation Group

UC Santa Cruz VLSI Design and Automation research lab

Santa Cruz, CAWebsite Joined June 2017

Public repositories

Recently updated work from this developer

All on GitHub
VLSIDA

OpenRAM

An open-source static random access memory (SRAM) compiler.

1.2K 291Python
VLSIDA

chip-tutorials

No description provided.

34 10Python
VLSIDA

lithosim

This is a very basic lithography simulation and pixel-based OPC tool.

56 13Python
VLSIDA

HighTide

No description provided.

38 17Verilog
VLSIDA

vlsida-skills

Claude Code skills for EDA tooling, cloud infrastructure, and research computing

2 1Tcl
VLSIDA

OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow

8 0Verilog

At a glance

41Public repositories
262Followers
0Following
✳

GitHub data updates as the developer's profile changes. Save this profile to find it again.